

Lab 4:

Integrating a picoblaze processor in LabVIEW FPGA by use of CLIP node

Keywords: LabVIEW, LabVIEW FPGA, Xilinx SPARTAN3E Starter Kit, VHDL, picoblaze, assembler, CLIP node.



Introduction

Welcome to Lab 4 in the series of programming a SPARTAN3E Starter Kit by use of LabVIEW FPGA. These labs are created by Vincent Claes. If you encounter problems using this labs or want some advice/consultancy on LabVIEW and especially LabVIEW FPGA you can always contact the author.

These labs are free to use however to show respect to the author please email him when you use them with your contact details (feedback is also welcome).

Contact Information: Vincent Claes <u>claesvincent@gmail.com</u> http://www.linkedin.com/in/vincentclaes

Software Requirements:

- LabVIEW 8.6 or above
- LabVIEW 8.6 FPGA module
- XUP Spartan3E starter board: download for free from: <u>https://lumen.ni.com/nicif/us/infolvfpgaxilsprtn/content.</u> <u>xhtml</u>
- CLIP XML Generator (CXG) 1.1.0 or above (see NI website)
- pBlazIDE (http://www.mediatronix.com/pBlazeIDE.htm)
- KCPSM3.vhd
- ROM_form.coe
- ROM form.vhd
- KCPSM3.exe

Hardware Requirements:

- Xilinx Spartan3E Starter kit: http://www.xilinx.com/products/devkits/HW-SPAR3E-SK-US-G.htm
- User manual: <u>www.xilinx.com/support/documentation/boards and kits/ug23</u> 0.pdf

Knowledge:

- Assembler
- VHDL
- CLIP node
- LabVIEW FPGA



Step 1: Create LabVIEW FPGA Project for Xilinx Spartan 3E starter board.

Like in all the previous labs you have to setup a LabVIEW FPGA Project where you add the Spartan 3E Starter board as a target. If you have troubles doing this you best review labs 1-2 and 3.

Add as FPGA I/O the Slides Switches, the Push Buttons and the Discrete LEDs (see figure below).





Step 2: use pBlazIDE to program a psm file that will run on the picoblaze softcore processor.

Make sure you download pBlazIDE to program your picoblaze application in assembler. Download it from: http://www.mediatronix.com/pBlazeIDE.htm.

For this lab we don't use it because we are going to use an assembler program that I have created already for you.

Create a psm file (lvfpga.psm) in notepad and paste the following code into it:

;Programmed by Vincent Claes ;http://pwo.fpga.be INPUT s0, 00 OUTPUT s0, 01 JUMP 000

Since this is not a lab on assembler I am not going to explain the code here. If you need support on coding the picoblaze processor with your assembler code please see the following file: http://www.xilinx.com/support/documentation/ip documentation/u

g129.pdf

Step 3: KCPSM3 tool to generate a VHDL file.

In this step you are going to generate a VHDL file that contains your program (see picoblaze user guide ug129.pdf)

Copy the following files into the map where you have the labviewfpga.psm file created: KCPSM3.EXE, ROM_form.vhd, ROM_form.coe and kcpsm3.vhd . You can find these files in the solution zip file.

Go to the Windows command prompt and execute the following command in the map where you have placed these files:

KCPSM3.EXE lvfpga.psm

If this exe gives the following output it is ok (the error message about ROM_form.v is normal since we use the



ROM_form.hdl - search in google for difference in verilog and vhdl hardware description languages):

 Image: State Sta

Check if in your map the lvfpga.hdl file is created.

Most of the problems I have seen are users who use a different ROM_form.hdl that includes a BSCAN macro. LabVIEW FPGA will then generate an error because you are using 2 BSCAN blocks and there is only 1 available.

Step 4: Build top VHDL file to connect the ROM and KCPSM3 hdl file.

Now we have a description for our program in vhdl (lvfpga.vhd) and our softcore picoblaze processor (kcpsm3.vhd). We need to connect those 2 vhd files together to have a working system. I will be doing this in another vhd file. You can do this also in LabVIEW (maybe in another future lab ;-))

When building a new top vhd file we need to think about LabVIEW variable types. You can read some thinks about it on the NI website: <u>http://zone.ni.com/devzone/cda/tut/p/id/7444</u>.

Create a new .vhd file and name it picoblazesystem.vhd. (You can create vhd files in notepad.) Paste the following code into it:

-- Created by Vincent Claes -- http://pwo.fpga.be

library IEEE;



use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity picoblazesystem is Port (switches : in std_logic_vector(7 downto 0); *LEDS* : *out std logic vector*(7 *downto* 0); clk : in std_logic); end picoblazesystem; architecture Behavioral of picoblazesystem is -- declaration of KCPSM3 (always use this declaration to call up PicoBlaze core) component kcpsm3 Port (address : out std logic vector(9 downto 0); *instruction : in std_logic_vector(17 downto 0);* port_id : out std_logic_vector(7 downto 0); write_strobe : out std_logic; *out port : out std logic vector*(7 *downto* 0); read strobe : out std logic; in_port : in std_logic_vector(7 downto 0); interrupt : in std_logic; interrupt_ack : out std_logic; reset : in std_logic; *clk* : *in std_logic*); end component; -- declaration of program memory (here you will specify the entity name as your .psm *prefix name*) component lvfpga address : in std_logic_vector(9 downto 0); Port (*instruction : out std logic vector*(17 *downto 0*); clk : in std_logic); *end component;* -- Signals used to connect PicoBlaze core to program memory and I/O logic *signal address* : *std_logic_vector(9 downto 0); signal instruction* : *std_logic_vector*(17 *downto* 0); *signal port_id* : *std_logic_vector*(7 *downto* 0); signal out_port : std_logic_vector(7 downto 0); signal in_port : std_logic_vector(7 downto 0); signal write_strobe : std_logic; signal read_strobe : std_logic; signal interrupt_ack : std_logic; -- the following 2 inputs are assigned inactive values since they are unused in this example : *std_logic* :='0'; signal reset *signal interrupt* : *std logic* := '0'; -- Start of circuit description begin -- Instantiating the PicoBlaze core processor: kcpsm3 address => address,port map(



instruction => *instruction*, *port_id* => *port_id*, write_strobe => write_strobe, *out_port => out_port, read_strobe* => *read_strobe*, in port => in port, *interrupt* => *interrupt*, interrupt ack => interrupt ack, *reset* => *reset*, clk => clk); -- Instantiating the program memory program: lvfpga *port map(address => address, instruction* => *instruction*. clk => clk): -- Connect I/O of PicoBlaze *in_port* <= *switches*; *LEDS* <= *out port*; end Behavioral;

Step 5: Use CLIP XML Generator to generate the XML file.

Download the CLIP XML Generator from the NI website: http://zone.ni.com/devzone/cda/epd/p/id/6068

Startup the CLIP XML Generator and select the Top-level VHDL file (picoblazesystem.vhd).



😰 CLIP XML Generator.vi					
Top-Level VHDL File	Use VHDL File Name	Select the VHDL file that or declaration name to appea Select the top-level entity f Add paths to all VHDL files	ontains your CLIP's top- r in the LabVIEW CLIP v rom the file you have ch needed to compile the l	level entity. Tl Wizard. osen. CLIP.	hen choose a
Select the Top-Level Entity Add Paths to In	nplementation Files and Fold	lers		Add Path	Remove Path
					×
		Cancel	<< Back	Next >>	Finish

Click "Add Path" and add the following vhd files: kcpsm3.vhd and lvfpga.vhd

📴 CLIP XML Generator.vi	
Top-Level VHDL File picoblazesystem.VHD Image: CLIP Declaration Name Picoblazesystem Site CLIP Declaration Name picoblazesystem Image: CLIP Declaration Name Picoblazesystem Site File Name Arr	elect the VHDL file that contains your CLIP's top-level entity. Then choose a claration name to appear in the LabVIEW CLIP Wizard. elect the top-level entity from the file you have chosen. dd paths to all VHDL files needed to compile the CLIP.
Select the Top-Level Entity Add Paths to Implementation Files and Folders Recurse File or Folder picoblazesystem.VHD	Add Path Remove Path
	Cancel << Back Next >> Finish



CLIP XML Generator.vi				
Top-Level VHDL File picoblazesystem.VHD Image: CLIP Declaration Name picoblazesystem CLIP Declaration Name picoblazesystem Image: CLIP Declaration Name picoblazesystem	 Select the VHDL file that conta declaration name to appear in t Select the top-level entity from Add paths to all VHDL files need 	ins your CLIP's top-le he LabVIEW CLIP W the file you have cho ded to compile the C	evel entity. Ti /izard. isen. :LIP.	nen choose a
Select the Top-Level Entity Add Paths to Implementation Files and Fold	ers		Add Path	Remove Path
Picoblazesystem				× ×
	Cancel	<< Back	Next >>	Finish

Click the "next button".

📴 CLIP XML Generator.vi									. 🗆 🗡
Unassigned Signals CIK LEDS switches	Asynchronous Reset HDL Signal abVIEW Interface		Drag signals fro • You don't ha • Any signals a by your sock • You may not	m your VHI ve to use a idded to the et. define both	DL port list into II the signals fi s Socket interl n a Socket and	the appropriat om your VHDL ace must be d d a LabVIEW in	e CLIP interf efined exact <u>(</u> nterface.	ace(s). y as requirec	3
	HDL Signal	LabVIEW Name	Sig	jnal Type	Direction	Data Type	Freq Min	Freq Max	
									Ŧ
	Socket Interface								
	HDL Signal	LabVIEW Name	Sig	jnal Type	Direction	Data Type	Freg Min	Freq Max	A
-									Ŧ
				Cano	cel 🛛 🗸	< Back	Next >>	Fi	nish

Move the "clk", "LEDS" and "switches" to the LabVIEW Interface "HDL Signal".



🧱 CLIP XML Generator.vi								_	. 🗆 🗙
Unassigned Signals	als Asynchronous Reset HDL Signal You may not define both a Socket and a LabVIEW interface.							iace(s). Iy as required	1
	HDL Signal	LabVIEW Nan	ne	Signal Type	Direction	Data Type	Freg Min	Freg Max	
	clk	clk				1 20			
	LEDS	LEDS							
	switches	switches							
									_
	Socket Interface			<u></u>					_
	HDL Signal	LabVIEW Nan	ne	Signal Type	Direction	Data Type	Freq Min	Freq Max	<u> </u>
T									Ŧ
				Can	cel	KK Back	Next>>	Fi	nish

Make the following settings for the "Signal Type", "Direction" and "Data Type", the "Freq Min" and "Freq Max" settings for the clock are a little buggy ⁽ⁱ⁾ we will manipulate them in the next paragraph (be carefully, those settings need to be correct!):

📴 CLIP XML Generator.vi								. 🗆 🛛
Unassigned Signals	Unassigned Signals Asynchronous Reset Unassigned Signals Asynchronous Reset HDL Signal Asynchronous Reset Unassigned Signals Asynchronous Reset Un							
	HDL Signal	LabVIEW Name	Signal Tupe	Direction	Data Tune	Frea Min	Freq May	
	clk	ck	Clock	To CLIP	Boolean	ricquin	Trod Max	
	LEDS	LEDS	Data	From CLIP	U8	n/a	n/a	
	switches	switches	Data	To CLIP	U8	n/a	n/a	
								-
	, Seeket Interface		ľ					_
	Socket Interface		Signal Tupo	Direction	Data Tupa	Eron Min	Free May	
	HUL Signal	Labvie	signal i ype	Direction	Data Type	rieq Min	гіец мах	
-								-
	-							
			Can	cel 4	<< Back	Next>>	Fi	nish

Click the "Next button".



📴 CLIP XML Generator.vi	
XML File Path C:\Documents and Settings\Vincent\Bureaublad\Lab 4 PicoBlaze\ picoblazesystem.xml XML File Content xml version="1.0" encoding="UTF-8" standalone="no" ?	Verify the contents of the CLIP XML. If the XML is correct, click "Finish" to write it to the file path shown. If it is incorrect, click "Back" to return to the previous pages and correct the problem(s).
<clipd eclaration="" name="roblazesystem"> <formatversion>1.0</formatversion> <hdlname>picoblazesystem</hdlname> <implementationlist> <path>picoblazesystem <path>LVFF6A_VHD</path> <path>LVFF6A_VHD</path> </path></implementationlist></clipd>	
	Cancel << Back Next>>> Finish

Click the "Finish" button.

Now go back to your map where you where working and see if there is an picblazesystem.xml file. Open this fill with notepad. In notepad we are going to set the "Freq Min" and "Freq Max" settings for the clock.

1	4		4
Naam	Grootte	Туре	Gewijzigd op 🔻
📄 🚞 picoblazesystem	2 kB	XML-document	3/18/2009 10:49 AM
picoblazesystem	3 kB	VHD-bestand	3/18/2009 10:37 AM
PASS5	6 kB	DAT-bestand	3/18/2009 10:16 AM
PASS4	4 kB	DAT-bestand	3/18/2009 10:16 AM
PASS3	3 kB	DAT-bestand	3/18/2009 10:16 AM
PASS2	3 kB	DAT-bestand	3/18/2009 10:16 AM
DASS1	3 kB	DAT-bestand	3/18/2009 10:16 AM
🖬 LVFPGA.FMT	1 kB	FMT-bestand	3/18/2009 10:16 AM
🖬 LVFPGA.COE	9 kB	COE-bestand	3/18/2009 10:16 AM
🕑 LVFPGA	'·B	VHD-bestand	3/18/2009 10:16 AM
🗐 LVFPGA	58	Tekstdocument	3/18/2009 10:16 AM
🗐 LABELS	1 kB	Tekstdocument	3/18/2009 10:16 AM
📋 CONSTANT	1 kB	Tekstdocument	3/18/2009 10:16 AM
📝 lvfpga	1 kB	PSM-bestand	3/18/2009 10:16 AM
🗖 🖬 Lab 4 PicoBlaze.aliases	1 kB	ALIASES-bestand	3/18/2009 10:11 AM
🗖 🖬 Lab 4 PicoBlaze.lvlps	1 kB	LVLPS-bestand	3/18/2009 9:51 AM
😼 Lab 4 PicoBlaze	18 kB	LabVIEW Project	3/18/2009 9:51 AM
📄 🕋 picotest2	2 kB	XML-document	3/17/2009 10:09 AM
📝 kopsm3	67 kB	VHD-bestand	3/4/2009 8:01 PM
💭 pBlazIDE	1,445 kB	Toepassing	10/20/2006 4:04 PM
🖬 🖬 ROM_form.coe	1 kB	COE-bestand	6/22/2006 4:01 PM
🛛 🕑 ROM_form	13 kB	VHD-bestand	6/22/2006 4:01 PM
КСРЅМЗ	88 kB	Toepassing	6/22/2006 4:01 PM
📄 CLIP XML Generator (CXG) 1.1.0		Bestandsmap	3/18/2009 10:40 AM



Place the value of 100M between the <Max> </Max> XML tags and the value 1M between the <Min> </Min> tags, save the file and



Step 6: Import CLIP.

Now it is time to go back to your LabVIEW environment. Go to the previously created LabVIEW FPGA project. Do a right mouseclick on your Xilinx Spartan 3E Target.





Check the "run when loaded to FPGA" checkbox and then select the "Component Level IP" selection on the left side of this window.

😰 FPGA Target Properties	X
Category	General
General Debugging Top-Level Clock Component Level IP Conditional Disable Symbols	Name FPGA Target
	Target Class Spartan-3E Starter Board
	VI Properties
-	OK Cancel Help



📴 FPGA Target Properties			×
Category A		Component Level IP	
Debugging			
Component Level IP	Declaration Names	Component Level IP File Path	4
Conditional D' Symbols			4
	-		
	1		
-		OK Cancel Help	

In this new window click the "+" button.

Select "picoblazesystem.xml" and click the "OK button".





📴 FPGA Target Properties		×
Category		Component Level IP
General Debugging		
Lock Component Level IP Conditional Disable Symbols	Declaration Names picoblazesystem	Component Level IP File Path C:\Documents and Settings\Vincent\Bureaublad\Lab 4 PicoBlaze
	<u>.</u>	
-		OK Cancel Help

Now click the "OK button".

Go back to the project explorer do a right mouse click on the FPGA target and select "New" > "Component Level IP".





A new window appears; you have to select your "picoblazesystem" in the "Component Level IP Declaration" dropdown box.

😫 Component Level IP Properties		×
Category	General	
General Clock Selections		
CIOCK SEISCIONS	Name	
	Component Level IP	
	Component Level IP Declaration	
	<select a="" declaration=""></select>	
	The Deplection ^{III} could not be found	
	OK Canad	
		neip

Change also the name to "picoblazesystem". The select in the left corner of the window "Clock Selections".

Component Level IP Properties		×
Category	General	
General		
Clock Selections	Marra	
	Name	
	picobiazesystem	
	Component Level IP Declaration	
		



Be sure that for the Component Level IP Clock "clk" the "Top-Level Clock" is selected. Then Click the "OK button".

neral ck Selections	Clock Selections	
Component Level	IP Clock Connection	
clk	Top-Level Clock	•
	<select clock=""></select>	-
	<select clock=""></select>	T
	<select clock=""></select>	-
	<select clock=""></select>	v
	<select clock=""></select>	
	<select clock=""></select>	V

In LabVIEW Explorer you now have to see the "picoblazesystem" CLIP which has an output port "LEDS" and an input port "switches".





Step 7: Build picoblaze LabVIEW FPGA VI.

Now create a new FPGA vi. You can use the input and output of your CLIP by selecting them in LabVIEW Explorer and dropping them down in your "Block diagram" of the FPGA vi. As an example you could build the following vi:





Now press the "Run" button to have a softcore "picoblaze" running on your Xilinx Spartan 3E starter board with LabVIEW FPGA.

Enjoy.

```
Vincent Claes
XIOS Hogeschool Limburg
Department of Industrial Sciences and Technology
Universitaire Campus - Agoralaan - Gebouw H
B-3590 Diepenbeek
Belgium
vincent.claes@xios.be
tel.: +32 11 26 00 39
fax: +32 11 26 00 54
mobile: +32 478 35 38 49
```

