

### Lab 1:

### Implementing a Boolean function in LabVIEW FPGA on the Xilinx SPARTAN-3E Board

Keywords: LabVIEW, LabVIEW FPGA, Xilinx SPARTAN3E Starter Kit, Implementing a Boolean Function.



### Introduction

Welcome to Lab1 in the serie of programming a SPARTAN3E Starter Kit by use of LabVIEW FPGA. These labs are created by Vincent Claes. If you encounter problems using this labs or want some advice/consultancy on LabVIEW and especially LabVIEW FPGA you can always contact the author.

These labs are free to use however to show respect to the author please email him when you use them with your contact details (feedback is also welcome).

Contact Information: Vincent Claes <u>claesvincent@gmail.com</u> http://www.linkedin.com/in/vincentclaes

#### Software Requirements:

- LabVIEW 8.5 or above
- LabVIEW 8.5 FPGA module
- XUP Spartan3E starter board: download for free from: <u>https://lumen.ni.com/nicif/us/infolvfpgaxilsprtn/content.</u> <u>xhtml</u>

#### Hardware Requirements:

- Xilinx Spartan3E Starter kit: http://www.xilinx.com/products/devkits/HW-SPAR3E-SK-US-G.htm
- User manual: <u>www.xilinx.com/support/documentation/boards\_and\_kits/ug23</u> <u>0.pdf</u>


### Getting Started

When you want to use this labs you have to setup your board. This labs are written for the Xilinx SPARTAN3E Starter Kit so it is quite interesting to read the user manual of the board. Be sure to plug in the USB cable, plug in the Power cord and Switch the board on before starting the lab.



### Step 1: Starting LabVIEW

The first step is to start the National Instruments LabVIEW 8.5 environment.



# Step 2: Create a LabVIEW project

After we have started the LabVIEW environment we get the following screen:



We have to create an Empty Project where we will add the Xilinx Spartan3E starter board on as a hardware target. In a future lab I will explain how we can create a HOST vi (this is a LabVIEW application that runs on a desktop PC) that communicates with a LabVIEW FPGA vi.




## Step 3: Add the Spartan3E board as a hardware target

The next screen shows the Project Explorer view of the Empty Project that we just created.



Now we have to add the Spartan3E starter board as a Hardware target. For this we do a "right click" on "My Computer" in the Project Explorer view. We select "New" and then "Targets and Devices".



In the screen that now appears we have to select the XUP starter board. Select "New target or device".



A list of "Targets and Devices" will be shown. You have to scroll down till the end and select "Spartan-3E Starter board" from the "Xilinx university Program" map.



Add Targets and Devices on My Computer
Targets and Devices
Existing target or device
Discover an existing target(s) or device(s).
Existing device on remote subnet
No items can be added to My Computer.
New target or device
Create a new target or device by type.
Targets and Devices
😑 🦳 R Series
PCI-7811R
22 PCI-7813R
PCI-7600R
PCI-7833R
PXI-7811R
PXI-7813R
D PXI-7830R
- 10 PXI-7831R
PXI-7833R
E C Xlinx University Program
🕞 Spartan-3E Starter Board 💌
٢
Refresh OK Cancel Help

This will add the FPGA Target to the Project Explorer view. You see this target is placed under "My Computer".

🖻 Project Explorer - Untitled Project 1 * 🛛 🗖 🔀
Eile Edit View Project Operate Iools Window Help
🎦 🗃 😝   X 🖻 🖺 X     🛍 🖳   🏛 🕈 🐔
Items Files
Project: Untilde Project 1     Project: Untilde Project 1     Project Proc Arrayet (Dev1, Spartan-3E Starter Board)     Proc Arrayet (Dev1, Spartan-3E Starter Board)     Prod Prod Prode Clock     Dependencies     Public Specifications     Public Specifications     Public Specifications


### Step 4: Adding FPGA I/O

The next step we make is adding "FPGA I/O's" that we will use in this project to the Project Explorer view. For this you have to "right click" the FPGA Target you added in Step 3. Select "New" "FPGA I/O".


Project Explore	r - Untitled Project 1 *	
<u>Eile E</u> dit ⊻iew <u>P</u> roj	ect Operate <u>T</u> ools <u>W</u> indow	Help
1 🖆 📁 💕 🗼	🗈 🗈 🗙 🗍 💕 尾   🖽	- 🚰 🔥 📗
Items Files		
🖃 👪 Project: Untit	led Project 1	
🚔 🕎 My Compu		
	New >	VI
- 🏪 c	Add	Virtual Folder
Ц 💑 В -	Autor but	Control
- 🚏 Depe	Arrange by Expand All	Library
🖵 📸 Build	Collapse All	Statechart
-	Remove from Project	FPGA I/O
	Rename F2	FPGA Base Clock
	Help	FIFO Memory
	Properties	Memory

The next screen will appear





On the left side of this screen you see all the resources that are available on the Spartan-3E board. To add FPGA I/O to the project you have to select it in the left window and press the "Add" button. Now the FPGA I/O that you wanted to add has to show up in the window on the right side. For this project you have to add SWO, SW1 and LEDO to the project.



If we go back to the "Project Explorer" view we see the FPGA I/O that we have added. With this I/O we will implement an Exclusive-OR function.






## Step 5: Creation of the FPGA VI

The next step is the creation of a hardware program that runs on the Xilinx Spartan-3E hardware target.

For this we do again a "right mouse click" on the FPGA target in the "Project Explorer" view. Select "New" VI. Be sure that you have right clicked the FPGA target and not "My Computer" because otherwise you will be creating a vi that runs not in Hardware (on the FPGA) but on your computer.

😫 Project Explorer - Untitled Pro	ject 1 * 📃 🗖 🔀	
Eile Edit View Project Operate To	ols <u>W</u> indow <u>H</u> elp	the second star
🏠 😅 💋   X 🗅 🗅 X    1	🖇 📭 🖌 🛄 🕶 🚰 🔥 📗	
Items Files		The state of the second
Project: Untitled Project 1     B    Wy Computer		1.1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
🖨 🚺 FPGA Target (Dev1, Sp	New	VI
🖨 📁 Slide Switches -	Add 🕨	Virtual Folder
SW1 (Slide Switch Discrete LEDs LED0 (Discrete LE	Arrange by Expand All Collapse All	Control Library Statechart
🎇 OnboardClock	Remove from Project Rename F2	FPGA I/O FPGA Base Clock EIEO
- 😵 Dependencies - 📸 Build Specifications	Help Properties	Memory

This step will open the Front Panel and Block Diagram of the FPGA VI you just started creating. The code we will be implementing is an Exclusive-OR function. The view I always use in LabVIEW is the "tile left and right" view. You can select this by going to "Window" and then selecting "Tile Left and Right". We you did all the steps right you have to see in the left corner of either the Front Panel or Block Diagram the name of the vi you created with /FPGA target behind it. This shows that the vi you are creating is aimed at the FPGA target.






For now have a look at the "Functions Palette" which you can see when you click in the "Block Diagram" on "View" and then "Functions Palette". You see that the available functions are different. You see "FPGA I/O", "Memory & Fifo" and "FPGA Math & Analysis". Those are specially for using on FPGA targets.



Click in the Functions Palette on "FPGA I/O".




Place 2 I/O Nodes on the Block Diagram of the LabVIEW FPGA vi.







Now do a "right mouse click" on one of the I/O Nodes. Select "Select FPGA I/O" then "Slide Switches" then "SWO".



You should see that the I/O node is filled with a green "SWO" label. The color green is standing for a Boolean variable. This is correct since a slider switch can only have the value of true or false.




This project will be using 2 slider switches so we have to add another FPGA I/O. For this do a right click on the FPGA I/O you just filled with SWO. Select "Add Element".






The following is the screen you should have now:




Try now to fill the I/O Item yourself with SW1. Try also to fill the I/O Node that is empty with LEDO. This is done by right mouse clicking it then selecting "Select FPGA I/O". In the option of "Select FPGA I/O" you see only the resources you added in the "Project Explorer" view to the project.

The following screen will be created:




Now we will as an example implement an exclusive-OR Boolean function into the FPGA. From the "Functions Palette" select "Programming" "Boolean" and look for the "Exclusive Or" function. Place this one on the Block diagram.






Wire the "SW1" and "SW0" FPGA I/O to the Exclusive-OR inputs. Wire the output of the function to "LEDO".




Your code has to look like this:



When you implement the function like presented above the function will run only once. We would like to implement it that it runs continuously. For this we place a "While Loop" around it and we wire a Boolean "False constant" to the "stop condition" of this loop. This you normally don't do on a PC because this will put your PC in a never ending loop. The "While Loop" you find on the "Functions Palette".








Now it is time to save your vi that you created for the FPGA. You do this by selecting "New" "Save As" in either the "Front Panel" or the "Block Diagram".

l≥ ı	Jntitle	ed 1 E	llock Di	agram or	ı Untit	led I
Eile	Edit	⊻iew	Project	Operate	Tools	₩in
P	lew VI			Ctrl+I	N.	
Ľ.	<u>l</u> ew					- 1
	)pen			Ctrl+	-	- 1
-	lose			Ctrl+1	Ν	- 1
(	lose Al					
1	jave			Ctrl+5	5	- 1
2	iave <u>A</u> s					- 1
	jave All				5hift+S	- 1
			ous Versio	n		- 1
E	<u>l</u> evert.					_
P	lew Pro	ject				
	Open Pr					- 1
	iave Pr					- 1
	Ilose Pr	oject				t
F	age Se	ţup				- 1
F	Print					- 1
E	Print Wi	ndow		Ctrl+I	2	
1	/I Prope	ertijes		Ctrl+1		
	Recent I		s			F
F	Recent I	Files				
E	it			Ctrl+	Ş	

The name I usually use is FPGA\_VI for the vi running on the FPGA.






In "Project Explorer" you should see the following



It is also a good idea to save the project file for this select in the "Project Explorer" "New" then "Save As".

Project Explorer	- Untitled Projec	t 1 * 📃 🗖 🔯
<mark>ile E</mark> dit ⊻iew Proje	ct <u>O</u> perate <u>T</u> ools	Window Help
New VI	Ctrl+N	📆 🕶 🚰 🔥
<u>N</u> ew		
Open	Ctrl+O Ctrl+W	
<u>C</u> lose Close All	Ctrl+W	
Close Aji		_
Save	Ctrl+S	tarter Board)
Save <u>A</u> s		
Sa <u>v</u> e All	Ctrl+Shift+S	
Save All (this Project)		
Save for Previous Ver Revert	sion	
Reastre		_
New Project		
Open Project		
Save Project		
Close Project		_
Page Setup		
Print		
Print Window	Ctrl+P	
VI Properties	Ctrl+I	
Recent Projects		•
Recent Files		▶
E≿it	Ctrl+O	


I did use the name Lab1\_BooleanLogic





## Step 5: Running the FPGA VI

This step is where we created the vi for. We designed it to run on an target. For starting the executing of this vi we have to press the "Run" arrow on either the "Block Diagram" or on the "Front Panel".



The first step LabVIEW does is "Generating Intermediate Files". This files will be send to the Xilinx Synthesis Tools. But this is not important for us as application developers.

😫 FPGA_VI.vi Front P	anel on Untitled Pr	roject 1/FPGA Target	🛛	FPGA_VI.vi Block I	Diagram on Un	titled Project 1/FPG/	A Target		
Eile Edit View Project			<b>N</b>	Eile Edit View Project	Operate Tools				2
수 관 🔵	13pt Application Font			수 &		13pt Application	Font 💌 🏪 🕯		2 5
			Cenerating Intermediate File Generating Intermediate File Generating intermediate File Printing intermediate files Total Total	ermediate files. a few minutes 5 of 6	5 of 27 69%		- <b></b>	50 P	•
Labi_BooleanLogic.lvproj/FP				Lab1_BooleanLogic.lvproj/F			1		
🛃 start 🔰 🖸 🕬	indows Medi 👔	Peter - Gesprek 🛛 📓 Lab 1 Boolea	an 🌈 Index of /gan 😰	Project Explor 🛛 🎦 FPG	A_VI.vi Bl	FPGA_VI.vi Fr	📴 Generating Int	NL 🔇 💵 🛔	11:33



In this step you see that LabVIEW is starting the "Compile Server". This "Compile Server" can also be executed on another "more powerful" machine that is in your network (for this please see the information on the NI website.

Ele Edit View Project Operate Icols Window Help	PGA Target	<b>I</b>	Elle Edit View Pro	ject Operate Iools			
🗘 🛞 🕘 🛛 13pt Application Font 💌	ov 1997 1997 19		0 @ @		13pt Application Font	- tor tor	
	Compiling VI	for EDGA					
	Client ID	NGATarg~A7_FPGA_VI_aM895chd~CD			Server ID	DUN LEDO B	
	Status Comple Request P	Received				TI 🖲	
	Refresh	Updates the client with the latest inf	ormation from the server.				
	Disconnect	Disconnects from the Compile Server Server, right-click the VI in the targe on the VI.	while the VI continues to o t and select Reconnect to (	ompile. To reconnect to Compilation or click the R	the Compile un button		
	Stop Compilatio	n Stops the compilation on the Compile	e Server and closes the clier	ĸ.			
				н	ep		
Lab1_BooleanLogic.hproj/FPGA.Target <		×	Lab1_BooleanLogic.lvpr		1		> .::
Start O Windows Med Peter - Ges	orek 🖳 Lab 1 Bo	olean 🌈 Index of /gan 😫	Project Explor	FPGA_VI.viBl	FPGA_VI.vi Fr 6 Lab	NIEW FPG NL 🔇 🖉 🎍	<b>. 8 %</b> 11:94
PGA_VI.vi Front Panel on Untitled Project 1/F	PGA Target	🗙	FPGA_VI.vi Blo	:k Diagram on Unti	tled Project 1/FPGA Tar	aot	
Elle Edit Yew Project Operate Tools Window Help						P.,	
🗘 🔊 🛑 13pt Application Font 🔹 🕎		· 👔	Ele Edit Vew Pro	ject <u>O</u> perate <u>T</u> ools			2
					Window Help		
C 🕲 🜒 Tigt Application Fort 🔹 🗜	v 前来 幽水 前 PFPGA Compile Se				Window Help	V Bov Av Ov	
Image: Second	FPGA Compile Se atus	rver 8.5.0	<u></u>	ect Operate Icols	Window Help 13pt Application Fork	V Bov Av Ov	
Image: Second	' FPGA Compile Se atus vice ID	rver 8.5.0 Clerk Service ID Lab L Bool-7C_ERGATerg-A7_EPGA_1 Sobus	<u></u>	Rot Sperate Tools Rart Time [13/03/2008 11:34:04 Last Update Time	Window Help	V E-V E-V E-V	
Image: Second	/ FPGA Compile Se atus vice ID	Professional States     Complete Service ID     Labi Doch-7C_FPGATarg-A7_FPGA_U     States     Complete With	<u></u>	sect Operate Tools	Window Help		
Image: Second	/ FPGA Compile Se atus vice ID	Professional States     Complete Service ID     Labi Doch-7C_FPGATarg-A7_FPGA_U     States     Complete With	<u></u>	Rot Sperate Tools Rart Time [13/03/2008 11:34:04 Last Update Time	Window Help	V E-V E-V E-V	
Original Control	FIPGA Compile Se atus vice ID File: C: (NIFPGA85)srv m file(3) m f	rver 8.5.0 Cleft Service ID Lubit Dock-7C_FPGATorg-A7_FPGA_ Compiling VHCL	<u></u>	Rot Sperate Tools Rart Time [13/03/2008 11:34:04 Last Update Time	Window Help	V E-V E-V E-V	
Correls S     Correls S	FPGA Compile Se atus vice ID e e File: C:\UIPPGA85\svv file:CALH e SSignar file(CALH e SSignar file(CALH e SSignar file(CALH e e e e e e e e e e e e e e e e e e e	Complex Million     C	<u></u>	Rot Sperate Tools Rart Time [13/03/2008 11:34:04 Last Update Time	Window Help	V E-V E-V E-V	
Compete Compete	FPGA Compile Se atus vice ID e e File: C:\UIPPGA85\svv file:CALH e SSignar file(CALH e SSignar file(CALH e SSignar file(CALH e e e e e e e e e e e e e e e e e e e	Corples Weil Chert Service ID Link: Jook-C, FYGATarg-A7, JYGA, Corples Weil Corples Weill Corples Weil Corpl	<u></u>	Rot Sperate Tools Rart Time [13/03/2008 11:34:04 Last Update Time	Window Help	V E-V E-V E-V	
Comparison     C	IPGA compile Se     tats     vice ID     e      FR: CI\NIPGASSIan     General     FR: CI\NIPGASSIan     General     Gener	Combro McL     C	<u></u>	Rot Sperate Tools Rart Time [13/03/2008 11:34:04 Last Update Time	Window Help	V E-V E-V E-V	
Comparison     C	I PGA Compile Se alta wice ID e reflect cityIIPPOARS(and on PACO) assistant to pictorial assistant to pictorial assistant assistant to pictorial assistant assistant to pictorial assistant assistant assistant assistant assistant a	Combro McL     C	0 00 0	set Garrie Tools	Window Ighb	V E-V E-V E-V	
Comparison     C	I PGA Compile Se alta wice ID e reflect cityIIPPOARS(and on PACO) assistant to pictorial assistant to pictorial assistant assistant to pictorial assistant assistant to pictorial assistant assistant assistant assistant assistant a	Combro McL     C	0 00 0	set Garrie Tools	Window Ighb	V E-V E-V E-V	



When the "Bitstream generation is complete" message appears and the server status is set to "Idle..." the Xilinx synthesis tools have done their job.


📴 FPGA_VI.vi Fr	ont Panel on Untit	led Project 1/FPGA Te	arget		FPGA_VI.v	i Block Diagram on U	Intitled Project 1/FPGA Tar	get	🛛
Eile Edit View Pr	oject <u>O</u> perate <u>T</u> ools	Window Help			Eile Edit View	Project Operate Too	ols <u>Wi</u> ndow <u>H</u> elp		
\$ @ (	13pt Applicatio	n Font 🖃 🚛 📆	- 🛎 - 🐡 -	2	Elle Edit View 수 전	N 🔘	13pt Application Font	- Ior 🙃- 🐡-	2
	100 00000	LubYILW FPGA     Comple Status     Comple Status     Server Service ID     I4     Clerk Name     locationst     Detail     Synal does not     Synal does not	Compile Server 8 Cleat Labi Satu Comp The any load prise in th Area any load prise in the Area any load prise			Sart Time 13(73/2008 11:3 13(93/2008 11:3 13(93/2008 11:3)	4:04		
(Lábí _BooleanLogic, ky		Configure		Server Status <u>Ide</u>		Stop Server	reb		
🛃 start 🔰	🕒 Windows Medi	📓 Peter - Gesprek	🔮 Lab 1 Boolean	http://users.t	Project Explor	🔁 FPGA_VI.vi Bl	🔁 FPGA_VI. vi Fr 🔯 La	oview FPG 🛛 🔍 🖉	<b>6 (1)</b> 🛜 11:39

You get a "Successful Compile Report" where you can see the implementation details of your code. You have to Press "Ok".

FPGA_VI.vi Front Panel on Until File Edit View Project Operate Tool		Target				led Project 1/FPGA Tar	get	
다 (Der Steiner Look) (Der Stein		<u>@</u> ▼ ≝▼ ∽▼	2	Elle Edit View Proje 다운 문	tt Uperate 1005 3	13pt Application Font	v tov	2
	n Font v 254	ssful Compile Report ry Advanced us: Compilation s listicon Sunmary gn Sunmary Report For of External Number of External Number of External	uccessful. DBs Input IOBs Input IDUFs ed External Input I Output IOBs d External Output Bidir IOBs	131 out 27 27 27 27 out c	of 232 56%			
Labi_BooleanLogic.hprol/FRATarget] {]	Peter - Gesprek	🖾 Lab 1 Boolean	≥ ;;;	Lab1_BooleanLogic.lvpro			n bview FPG NL 🔦 🔎	× • • • • • • • • • • • • • • • • • • •



After you have pressed the "Ok" button your VI starts running on the FPGA target. It is indicated on your screen by the black "Run" arrow.



Try to play with the switches SWO and SW1 on the Spartan3E starter board you will see they have an XOR function; the led LDO will be on when one of those switches is turned on.

The problem with this implementation is that when you stop the VI the function is erased on the LabVIEW FPGA board. If you don't want this effect you can download this VI to the FLASH of the Xilinx Spartan3E starter board (see next step).




# Step 6: Implementing the LabVIEW VI into Flash

For implementing your VI into the Flash on the Spartan3E Starter board you have to do some things. The first thing is setting the option of "Run when loaded to FPGA" on. For this you have to go to "Project Explorer". Then "Right Mouse click" on your FPGA target. Select the "Properties" option.

In this screen you see the option "Run when loaded to FPGA". Make sure you select this option. Then press the "OK" button.

FPGA Target Properties	X
Category General	General
Top-Level Clock Conditional Disable Symbols	Name FPGA Target
	Target Class Spartan-3E Starter Board
	VI Properties
	Run when loaded to FPGA
	OK Cancel Help






We must recompile the VI because we made a change. Do this by going to the "Project Explorer" view. Click with the "Right Mouse button" on the FPGA VI you have created for this project. Select the "Compile" option.

😫 Project Explorer -	Lab1_BooleanLogic.lv 🔳 🗖 🔯	S PPGA_VI.vi Block Diagram on Lab1_BooleanLogic.lvproj/FPGA Target	
<u>File E</u> dit ⊻iew Project	Operate Tools Window Help	Eile Edit View Project Operate Tools Window Help	
🏷 😂 😭   X 🖻	) 🗅 🗙 🛛 📽 🗛 🛛 🖼 🔸 🛄		2
Items Files			<u>~</u>
→          →          Project: Lab1_Bit         →          →          My Computer         →          →          →	get (Dev1, Spartan-3E Starter Board) witches 10 (Silde Switches) 11 (Silde Switches) 12 (Bilde Suitches) 10 (Discrete LEDs)		
		ab1_BooleanLogic.lvprot/FPGA.Target	~


You will see that there are some previous explained steps executed. When the "Successful Compile Report" shows up you have to press the "OK" button. Now we will download it to the



Flash. For this you have to go to the "Project Explorer" view and do a "right mouse click" on the FPGA VI you created. Then choosing the "Download VI to Flash Memory" option will start downloading it to the Spartan-3E starter board flash.



When this box appears the LabVIEW FPGA VI is downloaded to the Flash.



Now you can pull out the USB cable out of the Xilinx Spartan3E board and press the PROG button on this board. You will see that the function is implemented in it.

Enjoy.

Vincent Claes
XIOS Hogeschool Limburg
Department of Industrial Sciences and Technology
Universitaire Campus - Agoralaan - Gebouw H
B-3590 Diepenbeek
Belgium
vincent.claes@xios.be
tel.: +32 11 26 00 39
fax: +32 11 26 00 54
mobile: +32 478 35 38 49

